

IN THE CLAIMS:

Please amend claims 1 and 3-8 as follows:

Sub B17
A7

1. (Amended) A semiconductor device comprising:
an element substrate including a semiconductor layer of a first conductivity type being insulatively formed over a semiconductor substrate with a dielectric film interposed therebetween;
said element substrate having a groove formed therein with a depth extending from a top surface of said semiconductor layer into said dielectric film, said groove being formed to have an increased width portion in said dielectric film, said dielectric film of said increased width portion being receded laterally as to expose a bottom surface of said semiconductor layer;
an impurity diffusion source buried in said increased width portion of said groove to be contacted with said bottom surface of said semiconductor layer; and
a transistor having a first diffusion layer of a second conductivity type being formed through impurity diffusion from said impurity diffusion source to said bottom surface of said semiconductor layer, a second diffusion layer of the second conductivity type formed through impurity diffusion to said top surface of said semiconductor layer, and a gate electrode formed at a side face of said groove over said impurity diffusion source with a gate insulation film between said side face and said gate electrode.

A8

3. (Amended) The semiconductor device according to claim 2, wherein a buried strap for use as said impurity diffusion source is formed and buried in said increased width portion overlying said storage electrode to be contacted with said semiconductor layer only at the bottom surface thereof, and wherein this buried strap is covered with a cap insulation film with the gate electrode of said transistor embedded to overlie said cap insulation film.

4. (Amended) The semiconductor device according to claim 3, wherein said buried strap comprises a first strap buried on said storage electrode and a second strap stacked on the first strap and buried in said increased width portion being in contact with said semiconductor layer only at the bottom surface thereof.

5. The semiconductor device according to claim 3, wherein said increased width portion of said groove is formed to cover an entire range of a thickness of said dielectric film whereas the storage electrode of said capacitor is half buried in said increased width portion with said buried strap being embedded on said storage electrode to be contacted with said semiconductor layer only at the bottom surface thereof.

A⁹ 6. (Amended) The semiconductor device according to claim 2, wherein said semiconductor layer is partitioned into a plurality of element regions by an element isolating insulative film formed and buried deep enough to reach said dielectric film while letting two DRAM cells be disposed at opposite end portions of each said element region to thereby constitute a DRAM cell array with a word line connected to the gate electrode of said transistor and a bit line coupled to the second diffusion layer of said transistor said word line and said bit line being continuously disposed to cross each other.

7. (Amended) The semiconductor device according to claim 6, wherein said bit line is in contact with said second diffusion layer of each DRAM cell at a position adjacent to word lines at both ends of each said element region, and wherein a body wire lead is formed to be contacted with said semiconductor layer across central part of said element region for applying a fixed potential to said semiconductor layer.

8. (Amended) The semiconductor device according to claim 2, wherein said semiconductor layer is partitioned into a plurality of element regions by an element isolating insulative film formed and buried with a depth failing to reach said dielectric film while letting two DRAM cells be disposed at opposite end portions of each said element region to thereby constitute a DRAM cell array with a word line connected to the gate electrode of said transistor and a bit line coupled to the second diffusion layer of said transistor said word line and said bit line being continuously disposed to cross each other.

Please see the attached Appendix for the changes made to effect the above claims.

Please add the following new claims:

21. (New) A semiconductor device comprising:

Sub B2
an element substrate including a semiconductor layer of a first conductivity type being insulatively formed over a semiconductor substrate with a dielectric film interposed therebetween;

said element substrate having a groove formed therein with a depth extending from a top surface of said semiconductor layer into the inside of said semiconductor substrate after penetration through said dielectric film, said groove being formed to have an increased width portion in said dielectric film, said dielectric film of said increased width portion being receded laterally as to expose a bottom surface of said semiconductor layer;

A¹⁰
a trench capacitor formed under said dielectric film to have a storage electrode as half buried in said groove;

an impurity diffusion source buried in said increased width portion of said groove to serve as a buried strap, bottom surface and top surface of said impurity diffusion source being contacted with said storage electrode and said bottom surface of said semiconductor layer, respectively;

a cap insulation film formed in said groove to cover said impurity diffusion source; and

B
a transistor having a first diffusion layer of a second conductivity type being formed through impurity diffusion from said impurity diffusion source to said bottom surface of said semiconductor layer, a second diffusion layer of the second conductivity type formed through impurity diffusion to said top surface of said semiconductor layer, and a gate electrode formed at a side face of said groove over said impurity diffusion source with a gate insulation film between said side face and said gate electrode, said transistor constituting a DRAM cell with said trench capacitor.

22. (New) The semiconductor device according to claim 21, wherein said buried strap comprises a first strap buried on said storage electrode and a second strap stacked on the first strap and buried in said increased width portion being in contact with said semiconductor layer only at the bottom surface thereof.

23. (New) The semiconductor device according to claim 21, wherein said width-increased groove portion of said groove is formed to cover an entire range of a thickness of said dielectric film whereas the storage electrode of said capacitor as half buried in said increased width groove portion with said buried strap being embedded on said storage electrode to be contacted with said semiconductor layer only at the bottom surface thereof.

24. (New) The semiconductor device according to claim 21, wherein said semiconductor layer is partitioned into a plurality of element regions by an element isolating insulative film as formed and buried deep enough to reach said dielectric film while letting two DRAM cells be disposed at opposite end portions of each said element region to thereby constitute a DRAM cell array with a word line connected to the gate electrode of said transistor and a bit line coupled to said second diffusion layer of said transistor, said word line and bit line being continuously disposed to cross each other.

25. (New) The semiconductor device according to claim 24, wherein said bit line is in contact with said second diffusion layer of each DRAM cell at a position adjacent to word lines at both ends of each said element region, and wherein a body wire lead is formed to be contacted with said semiconductor layer across central part of said element region for applying a fixed potential to said semiconductor layer.

26. (New) The semiconductor device according to claim 21, wherein said semiconductor layer is partitioned into a plurality of element regions by an element isolating insulative film as formed and buried with a depth failing to reach said dielectric film while letting two DRAM cells be disposed at opposite end portions of each said element region to thereby constitute a DRAM cell array with a word line connected to the gate electrode of said transistor and a bit line coupled to said second diffusion layer of said transistor, said word line and bit line being continuously disposed to cross each other.
